## **AMENDMENT TO THE CLAIMS**

This listing of claims will replace all prior versions and listing of claims in the application:

## **LISTING OF CLAIMS:**

1. (Currently amended) An electrostatic discharge (ESD) NMOSFET with a lower trigger voltage comprising:

a substrate having first, second and third wells formed in said substrate, and separated by shallow well isolation regions, generally separating the bottom of said second well from said substrate with a segmented conductive band;

a source and drain region in said second well forming an FET, said drain being connected to an I/O pad for protecting said pad against an ESD event; and

a path of substrate material extending through an opening in said conductive band region, increasing the substrate resistance in the path of the current which flows through said I/O pad to a substrate contact and drain during an ESD event and electrically connecting the second well to the substrate,

wherein the first and third wells are completely isolated from the drain and source, and the substrate contact is located outside the first, second and third wells.

- 2. (Canceled).
- 3. (Original) An ESD NMOSFET according to claim 1 wherein said first and third wells are N-wells and said conductive band region comprises a semiconductor region which is N doped.
- 4. (Original) An ESD NMOSFET according to claim 3 wherein said conductive band region is segmented forming said resistive path to said substrate.

Application No.: 10/709,041 Docket No.: 21806-00158-US

5. (Original) The ESD NMOSFET according to claim 1 wherein said FET has a gate connection and source connected to said substrate contact.

- 6. (Original) The ESD NMOSFET according to claim 1 wherein said drain is connected through a matching impedance to said I/O pad to provide a signal from a circuit on said substrate to said I/O pad.
- 7. (Previously presented) A method for decreasing the trigger voltage of an ESD NMOSFET comprising:

locating said ESD NMOSFET in a well of a triple well CMOS structure;

connecting said ESD NMOSFET to an I/O pad; and

providing a resistive path from said first well to a substrate contact located outside of said wells, whereby the trigger voltage of the said ESD NMOSFET is reduced due to said resistive path between said substrate contact and said I/O pad and

wherein a first, second and third wells are formed in a substrate of the triple well CMOS structure, a first well and third well of the triple well CMOS structure are completely isolated from a drain and source of the ESD NMOSFET, and the substrate contact is located outside the first and third wells.

- 8. (Original) The method according to claim 7 wherein said resistive path is an opening in said well to form a connection between said NMOSFET and said substrate contact.
- 9. (Previously presented) The method according to claim 7 wherein said well is a P-well with an N-band of N doped semiconductor material which separates said P-well from said substrate, and which includes an opening forming said resistive path.

Application No.: 10/709,041 Docket No.: 21806-00158-US

10. (Original) The method according to claim 7 wherein said ESD NMOSFET further comprising connecting a gate connection and a source of said NMOSFET to said substrate contact.

- 11. (Previously presented) The method according to claim 7 wherein a second and third well of said triple well structure are N-Wells, and one of said N-wells is connected to a voltage.
- 12. (Previously presented) The method according to claim 7 further comprising connecting a gate of said NMOSFET to said substrate contact.
- 13. (Previously presented) An ESD NMOSFET with a lower trigger voltage comprising:

substrate having first, second and third wells formed in said substrate, said first well comprising a P-well separated from second and third N-Wells by shallow well isolation regions, said first well separated from said substrate along a bottom thereof with a segmented conductive band region;

substrate contacts located outside of said first, second and third wells;

a source and drain region in said P Well forming an FET, said drain being connected to an I/O pad for protecting said pad against an ESD event; and

a resistive path extending through an opening in said segmented conductive band region to said substrate contact, said resistive path decreasing the trigger voltage for said FET.

- 14. (Previously presented) The ESD NMOSFET according to claim 13 wherein said FET source and gate are connected to said substrate contact.
- 15. (Original) The ESD NMOSFET according to claim 13 wherein said source is connected to said substrate contact.